Leakage Reduction

An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS

Network on chip / Very high throughput / Solid State Devices and Circuits / MESH NETWORK / Floating Point / Electrical And Electronic Engineering / Leakage Reduction / Clock gating / Electrical And Electronic Engineering / Leakage Reduction / Clock gating